Periodicity: Bi Annual.
Impact Factor:
SJIF:4.78 & GIF:0.428
Submission:Any Time
Publisher: IIR Groups
Language: English
Review Process:
Double Blinded

News and Updates

Author can submit their paper through online submission. Click here

Paper Submission -> Blind Peer Review Process -> Acceptance -> Publication.

On an average time is 3 to 5 days from submission to first decision of manuscripts.

Double blind review and Plagiarism report ensure the originality

IJWT provides online manuscript tracking system.

Every issue of Journal of IJWT is available online from volume 1 issue 1 to the latest published issue with month and year.

Paper Submission:
Any Time
Review process:
One to Two week
Journal Publication:
June / December

IJWT special issue invites the papers from the NATIONAL CONFERENCE, INTERNATIONAL CONFERENCE, SEMINAR conducted by colleges, university, etc. The Group of paper will accept with some concession and will publish in IJWT website. For complete procedure, contact us at

Paper Template
Copyright Form
Subscription Form
web counter
web counter
Published in:   Vol. 5 Issue 1 Date of Publication:   June 2016

Hardware Trojan Detection and Prevention Using Pattern Matching Technique Along With Dummy Logic

G.Alamelu,P. Sridevi

Page(s):   69-74 ISSN:   2278-2397
DOI:   10.20894/IJWT. Publisher:   Integrated Intelligent Research (IIR)

Hardware Trojan horses (HTH) have recently emerged as a major security threat for field-programmable gate arrays (FPGAs). Previous studies to protect FPGAs against HTHs show that a considerable amount of logic resources are left unused to be misused by malicious attacks. A low-level protection and detection scheme for FPGAs is proposed by filling the unused resources with dummy logic. The unused resources at the device layout-level are identified and replaced by dummy logic cells for different resources. An intrusion detection system is used to detect the presence of Trojans using pattern matching techniques. The proposed HTH detection and protection scheme has been applied on Xilinx Virtex devices implementing a set of IWLS benchmarks. The results show that the chance of logic abuse can be significantly reduced by employing the proposed HTH detection and protection scheme. Experimental results also show that as compared to unprotected designs, the proposed HTH scheme imposes no performance and power penalties.